





Programming for Intel® Xeon Phi™

Stephen Blair-Chappell




The Same Source Change Improves Performance on Both Targets



Vectorised

19 Performance data generated by Shuo Li as part of SFTL003 Hands On Lab

The Same Source Change Improves Performance on Both Targets




Parallelization and vectorization together improve option per second by > 800X and by >50X

HOW DO WE GET THERE?

5 Performance data generated by Shuo Li as part of SFTL003 Hands On Lab



The Same Source Change Improves Performance on Both Targets



Parallel

7 Performance data generated by Shuo Li as part of SFTL003 Hands On Lab



On the graphs, bigger is better

A photograph of a modern glass skyscraper at dusk. The building's windows are illuminated from within, and the sky is a deep blue. The text 'Code must be highly Parallel effectively Vectorised' is overlaid on the image in yellow and red.

Code must be


highly Parallel

effectively Vectorised


Application Performance: Intel® Xeon Phi™ Coprocessor

Ratio KNC/E5 Peak Performance (per processor)

- 0.00-1.00
- 1.00-2.00
- 2.00-3.00
- 3.00-4.00
- 4.00-5.00
- 5.00-6.00
- 6.00-7.00
- 7.00-8.00




Is the Intel® Xeon Phi™ Coprocessor right for me?




How many threads ?

“An application must **scale well** past **one hundred threads** to qualify as highly parallel”



Jim Jeffers
James Reinders.
ISBN: 978-0124104143

Parallel Performance Potential




If your performance needs are met by a an Intel Xeon® processor, they will be achieved with fewer threads than on a coprocessor

On a coprocessor:

- Need more threads to achieve same performance
- Same thread count can yield less performance


Intel Xeon Phi excels on *highly parallel applications*

Different Ways of Inserting Vectorised Code




Vectorisation is ...

Faster Code



```
for (i=0;i<MAX;i++)
    c[i]=a[i]+b[i];
```



Key Differentiators Xeon Phi vs Workstation

More **Cores**

Slower **Clock** Speed

Wider **SIMD** registers

Faster **Bandwidth**

In-order **pipeline**

Theoretical Peak Flops Performance Example

Frequency * Num Sockets * Num Cores * Vector Width * FP Ops

Two socket Intel® Xeon® E5-2670 Processor

Freq	Sockets	Num Cores	Vector Width	FP Ops	GFlops
2.6	2	8	4	2	666

Single card Xeon Phi Coprocessor (B0)

Freq	Sockets	Num Cores	Vector Width	FP Ops	GFlops
1.091	1	61	16	2 (using FMA)	2,128




Synthetic Benchmark Summary (Intel® MKL)

SGEMM (GF/s)

Up to 2.9X


Higher is Better



DGEMM (GF/s)

Up to 2.8X


Higher is Better



SMP Linpack (GF/s)

Up to 2.6X


Higher is Better



STREAM Triad (GB/s)

Up to 2.2X

Higher is Better




Coprocessor results: Benchmark run 100% on coprocessor, no help from Intel® Xeon® processor host (aka native)

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Source: Intel Measured results as of October 26, 2012 Configuration Details: Please reference slide speaker notes.

For more information go to <http://www.intel.com/performance> © 2012, Intel Corporation. All rights reserved.

*Other brands and names are the property of their respective owners.



Intel® Xeon Phi™ Coprocessor:

Increases Application Performance up to 10x

Updated

Segment	Customer	Application	Performance Increase ¹ vs. 2S Xeon*
Energy	Acceleware	8 th order isotropic variable velocity	Up to 2.23x
	Sinopec	Seismic Imaging	Up to 2.53x ²
	CNPC (China Oil & Gas)	GeoEast Pre-Stack Time Migration (Seismic)	Up to 3.54x ²
Financial Services	Financial Services	BlackScholes SP Monte Carlo SP	Up to 7.5x Up to 10.75x
Physics	Jefferson Labs	Lattice QCD	Up to 2.79x
Finite Element	Sandia Labs	miniFE (Finite Element Solver)	Up to 2x ³ Up to 1.3x ⁵
Solid State Physics	ZIB (Zuse-Institut Berlin)	Ising 3D (Solid State Physics)	Up to 3.46x
Digital Content Creation/Video	Intel Labs	Ray Tracing (incoherent rays)	Up to 1.88x ⁴
	NEC	Video Transcoding	Up to 3.0x ²
Astronomy	CSIRO/ASKAP (Australia Astronomy)	tHogbom Clean (Astronomy image smear removal)	Up to 2.27x
	TUM (Technische Universität München)	SG++ (Astronomy Adaptive Sparse Grids/Data Mining)	Up to 1.7x
Fluid Dynamics	AWE (Atomic Weapons Establishment - UK)	Cloverleaf (2D Structured Hydrodynamics)	1.77x

Notes:

1. 2S Xeon* vs. 1 Xeon Phi* (preproduction HW/SW & Application running 100% on coprocessor unless otherwise noted)
2. 2S Xeon* vs. 2S Xeon* + 2 Xeon Phi* (offload)
3. 8 node cluster, each node with 2S Xeon* (comparison is cluster performance with and without 1 Xeon Phi* per node) (Hetero)
4. Intel Measured Oct. 2012
5. 8 node cluster, each node with 2S Xeon* (comparison is cluster performance with Xeon only vs. Xeon Phi* only (1 Xeon Phi* per node) (Native)

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Source: Customer Measured results as of October 22, 2012. Configuration Details: Please reference slide speaker notes.

For more information go to <http://www.intel.com/performance>



A Tale of Two Architectures

	Intel® Xeon® processor	Intel® Xeon Phi™ Coprocessor
Sockets	2	1
Clock Speed	2.6 GHz	1.1 GHz
Execution Style	Out-of-order	In-order
Cores/socket	8	Up to 61
HW Threads/Core	2	4
Thread switching	HyperThreading	Round Robin
SIMD widths	8SP, 4DP	16SP, 8DP
Peak Gflops	692SP, 346DP	2020SP, 1010DP
Memory Bandwidth	102GB/s	320GB/s
L1 DCache/Core	32kB	32kB
L2 Cache/Core	256kB	512kB
L3 Cache/Socket	30MB	none

Your code will benefit from running on Xeon Phi if ...

- It is highly scalable
- Is effectively vectorised

or **bandwidth**
constrained


Three things to consider

Three components to consider


P – the parallel part of the program

S – the serial part of the program

B – the bandwidth constrained part of the program



Compute bound



The Parallel, Vector and Clock Factors

Parallel Factor =

Num Xeon Cores / Num Phi Cores

$$16 / 61 = 0.26229$$

Vector Factor =

(Xeon Vector Length * Xeon Instruction Level Parallelism) /
(Phi Vector Length * Phi Instruction Level Parallelism)

AVX-FMA** $4 * 2 / 8 * 2 = .5$

AVX-non-FMA $4 * 2 / 8 * 1 = 1$

SSE-FMA** $2 * 2 / 8 * 2 = .25$

SSE-non-FMA $2 * 2 / 8 * 1 = .5$

Clock Factor =

Xeon Frequency / Phi Frequency

$$3.1 / 1.09 = 2.844$$

Combined = Parallel Factor * Vector Factor * Clock factor

AVX-FMA** $0.26229 * .5 * 2.844 = 0.373$

AVX-non-FMA $0.26229 * 1 * 2.844 = 0.746$

SSE-FMA** $0.26229 * .25 * 2.844 = 0.187$

SSE-non-FMA $0.26229 * .5 * 2.844 = 0.373$

*NB we are comparing 2 socket SNB with
single coprocessor (64 bit floating point doubles)*

** FMA: source code is capable of using FMA when built for Xeon Phi

FMA**
x5.38
Faster
(SSE2)

FMA**
x2.68
Faster
(AVX)

Non-FMA
X2.68
Faster
(SSE2)

Non-FMA
x1.34
Faster
(AVX)

The Serial Factor

Serial Factor =

Clock Factor * ILP Factor * Issue Factor

Where

Clock Factor = 2.6 / 1.09

For FMA type calculations

ILP Factor*** = 2/2 = 1

For non-FMA type calculations

ILP Factor = 2/1

Issue factor =


Num cycles to issue instruction on Phi /
Num cycles to issue instruction on Xeon
= 2/1

Note: in single threaded code Xeon Phi uses
two cycles to issue an instruction
(in threaded mode it takes just one cycle)

** FMA: source code is capable of using Fused Multiple Add
when built for Xeon Phi

FMA
x4.77
slower**

**Non-FMA
x9.54
slower**



Back of the Envelope Calculation

- Measure percentage your code is vectorized.
- Measure how parallel your code is.
- Detect any Memory intense parts of Code.
- Scale-up (or down!) the values to take into account Xeon Phi

Factors (2.6 GHz Clock)

Host	SIMD	Serial	Vector	Parallel	Clock
Single socket 2.6 GHz. FMA**	AVX	4.772	0.5	0.1333	2.386
	SSE2		0.25		
Single socket 2.6 GHz No FMA	AVX	9.544	1		
	SSE2		0.5		
Twin socket 2.6 GHz FMA**	AVX	4.772	0.5	0.2666	
	SSE2		0.25		
Twin socket 2.6 GHz No FMA	AVX	9.544	1		
	SSE2		0.5		

Xeon: 8 cores per socket

Phi: Using 60 of 61 cores

** FMA: source code is capable of using FMA when built for Xeon Phi

NOTE: Serial Factor already includes the Clock factor

Factors (3.1 GHz.)

Host	SIMD	Serial	Vector	Parallel	Clock
Single socket 3.1 GHz. FMA**	AVX	5.69	0.5	0.1333	2.844
	SSE2		0.25		
Single socket 3.1 GHz No FMA	AVX	11.38	1		
	SSE2		0.5		
Twin socket 3.1 GHz FMA**	AVX	5.69	0.5	0.2666	
	SSE2		0.25		
Twin socket 3.1 GHz No FMA	AVX	11.38	1		
	SSE2		0.5		

Xeon: 8 cores per socket

Phi: Using 60 of 61 cores

** FMA: source code is capable of using FMA when built for Xeon Phi

NOTE: Serial Factor already includes the Clock factor

'Finger in the air' speedups (from 2 socket 2.6Ghz SSE2)

- An application that is **highly parallel** and effectively **vectorised** will speed up by **x2.5**
- An application that is **highly parallel** but **not vectorised** will speed up by **x1.3**
- An application that is **not parallel** but **is vectorised** will **slow down** by **x1.5**
- A **Serial** application will **slow down** by **x12.0**
- A **Bandwidth** constrained application will speed up by **x2.4**

What you experience in practice may be different from these figures.
These are only 'back of the envelope' figures.



LAB 1 – Activity 1

A Quick Smoke Test



LAB 1 – Activity 2

Measuring Vectorisation



LAB 1 – Activity 3

Measuring Concurrency

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © , Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

